Presenter Full Program · Contributors · Organizations · Search Program · My AgendaMore…Search ProgramMy AgendaYi-Chen LuGeorgia Institute of TechnologySynopsysPresentationsResearch ManuscriptRL-Sizer: VLSI Gate Sizing for Timing Optimization using Deep Reinforcement LearningEDADigital Design, Timing and SimulationPresented In-Person
