Session

DescriptionThis session describes new architectures and designs for embedded memory and storage devices. The first two papers address the dynamic adjustment of the new RAM-based designs for a reduced refresh rate against an excessive timing margin for the worst-case temperature, as well as looking at cross-layer optimizations. The last two papers look at new possible architectural designs of solid-state drives and memories with alternative technologies.