BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20211208T164511Z
LOCATION:3016
DTSTART;TZID=America/Los_Angeles:20211208T113000
DTEND;TZID=America/Los_Angeles:20211208T120000
UID:dac_DAC 2021_sess133@linklings.com
SUMMARY:Verification is running: what are the next stops?
DESCRIPTION:Research Manuscript\n\nThis session features advances in verif
 ication and testing to address increasing system complexity, security and 
 emerging technologies.\nIt first proposes abstractions and mechanisms to d
 etect bugs and vulnerabilities at system-level.\nTo this aim, trace notati
 on for ISA definition is proposed for capture processor behaviors, while e
 fficient extraction of reset-controlled events and concolic testing are us
 ed for detecting security vulnerabilities in SoC with asynchronous partial
  reset.\nThe session also addresses emerging directions in the verificatio
 n of control systems based on neural networks and equivalence checking of 
 quantum circuits. This is achieved by synthesizing barrier certificates of
  closed-loop systems controlled by neural networks and by employing tensor
  network contraction for computing the fidelity between an ideal quantum c
 ircuit and its noisy implementations.\n\nISA Modeling with Trace Notation 
 for Context Free Property Generation\n\nDevarajegowda\n\nThe  scalable  an
 d  extendable  RISC-V  ISA introduced  a  new  level  of  flexibility  in 
 embedded  processor  design.  However,  the  required  modeling and  verif
 ication  expertise  are  the  major  hurdles  in leveraging  the flexibili
 ty  provided  by  the  ISA.  Formal verification is increasin...\n\n\nTopi
 c: EDA\n\nKeyword: Design Verification and Validation\n\nVirtual Program: 
 Presented In-Person
END:VEVENT
END:VCALENDAR