BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20211208T164404Z
LOCATION:2010/2012
DTSTART;TZID=America/Los_Angeles:20211206T105000
DTEND;TZID=America/Los_Angeles:20211206T111000
UID:dac_DAC 2021_sess187_ESS110@linklings.com
SUMMARY:Performance Modeling of Digital Processing Systems
DESCRIPTION:Designer, IP and Embedded Systems Track Presentations\n\nPerfo
 rmance Modeling of Digital Processing Systems\n\nChandra, Shankar\n\nPerfo
 rmance modeling of complex and large processing systems containing multipl
 e processors, shared memories and multiple application threads remain inad
 equate. Conventional modeling approach to predict performance early in arc
 hitecture phase relies on modeling methodology utilizing languages like Sy
 stemC are complex and yet yield inaccurate performance data. \nThis paper 
 proposes tools and methodology for architecture modeling and performance a
 nalysis by adopting data flow approach. The modeling approach decouples fu
 nctionalities and timings thereby significantly reducing complexity. Inste
 ad of executing functionally correct software, it performs statistical ana
 lysis of software instructions. Besides predicting performance, the model 
 also provides high confidence hardware and software design constraints.\n\
 nTopic: Embedded Systems\n\nVirtual Program: Presented In-Person
END:VEVENT
END:VCALENDAR