BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20211208T164412Z
LOCATION:Level 2 - Exhibit Hall
DTSTART;TZID=America/Los_Angeles:20211208T170000
DTEND;TZID=America/Los_Angeles:20211208T180000
UID:dac_DAC 2021_sess251_DESPOST134@linklings.com
SUMMARY:Fast and Accurate DvD aware Timing Analysis
DESCRIPTION:Designer, IP and Embedded Systems Track Poster Networking Rece
 ption\n\nFast and Accurate DvD aware Timing Analysis\n\nSwinnen\n\nOn-chip
  resistance and cell density are getting increase, especially 7nm technolo
 gy and below which causes local voltage drop hot-spots that would be occur
 red dynamically depending on the analysis scenario. Analyzing the impact o
 f dynamic behavior of voltage drop on timing of critical path is required.
  To be integrated in conventional design flow, the analysis flow requires 
 accuracy and scalability and should be automtaed to smoothly bridge betwee
 n power and timing domain.\n\nVirtual Program: Presented In-Person
END:VEVENT
END:VCALENDAR